Abstract-Average current analysis checking the impact of current flow is very important to guarantee the reliability of semiconductor systems. As semiconductor process technologies improve, the coupling capacitance often become bigger than self capacitances. In this paper, we propose an analytic technique for analyzing average current on interconnects in multi-conductor structures. The proposed technique has shown to yield the acceptable errors compared to HSPICE results while providing computational efficiency.
I. INTRODUCTION
S process technology for semiconductor goes beyond the ultra-deep submicrometer (below 45nm) regime, interconnect reliability on a chip has become a serious design concern. As process technologies improve, the distance between interconnects has gradually become closer. Due to this, the coupling capacitance between adjacent interconnects is getting larger than their self capacitances. In general, the coupling capacitance is considered to be 1~6 times the self capacitance in the recent processes [1] - [6] .
Electromigration in interconnects has been a persistent problem since the very early days of chips design. Power distribution networks have always been considered highly susceptible to electromigration failures due to their high average current densities. Thus, average current analysis at an early stage of design has to be done to guarantee the reliability of the design.
In this paper, an analytic technique for analyzing the current variations on interconnect due to the influence of the current in two adjacent interconnects is proposed. Although the current in an interconnect could be physically influenced by all adjacent interconnects, this paper focuses on the current estimation on one interconnect (Victim) with two most influencing interconnects (Aggressors 1 and 2). The worst-case switching scenario may be when the Victim is Ki-Young Kim was with School of Computing, Soongsil University, Sando-dong 511, Dongjak-Gu, Seoul, Korea and is now with Samsung LED Co., Ltd (phone: +82-2-813-0682; fax: +82-2-813-0682; e-mail: kky@ic.ssu.ac.kr). The other authors are with School of Computing, Soongsil University, Sando-dong 511, Dongjak-Gu, Seoul, Korea(e-mails: ljh1424@ic.ssu.ac.kr, kimdm@ic.ssu.ac.kr, and ksy@ssu.ac.kr, respectively.).
switched from 0V to V DD and Aggressor 1 and 2 are switched from V DD to 0V(or when the Victim's voltage is falling and the Aggressors' voltage is rising), as shown in Fig. 1 , since the current flow in the Victim reaches its maximum at this instant.
Generally, the performance under the worst-case scenario should be analyzed as a guarantee of reliability and the current values estimated in this paper can ultimately be utilized for reliability analysis. Therefore, the analysis in this paper will be carried out by focusing on the worst-case average current value in the Victim.
This paper is organized as follows. We briefly review the concept of the circuit moments and current moments in Section II, and describe the technique for analyzing average current in a single interconnect in Section III. In Section IV, we present our analytical method for computing the average current in multi conductors and summarize the experimental results in Section V. Finally, conclusions are given in section VI. 
It follows from (5) that the q-th coefficient of the impulse response
We refer to the series coefficients in (3) and (6) as moments.
B. Current Moment Calculation at Resistive Elements
For the concept and calculation method of Circuit moments, refer to [7] - [9] . In this section, we show how to compute the moments of current waveforms though any resistive element in an RC tree in terms of the circuit moments [10] . Let us consider a generic case where we want to compute the current flowing through a resistive element ij R for a rising transition ) (t V in at the source node as shown in Fig. 2 . 
Let us remind (2) 
The impulse responses ) (s H i and ) (s H j for nodes i and j can be expressed in terms of corresponding circuit as shown in (3). Expression (8) can now be written in terms of the differences in the circuit moments. (9) where Each ) ( (10) where r T is the rise time, dd V is the supply voltage and ) (t U denotes the step function. The finite ramp in the transform domain is
Next, (11) can be expanded in a Maclaurin series as follows: Finally, the first three current moments through an element ij R in the RC circuit can be computed by matching (13) and (14) Comparing (14) and (16), we can obtain the following information about the current waveform in terms of the first three current moments. 
IV. WORST-CASE AVERAGE CURRENT ESTIMATION

A. Superposition Principle for Current Estimation
If the superposition principle is applied to current estimation, it is possible that the current waveform in each resistive element in the Victim can be expressed as the summation of the waveform of Fig. 3 . The Current in each resistive element is defined after it is subjected to the following three steps; the final average current value is calculated by summing up the current values at each step.
Step 1 After it is assumed that Aggressor 1 and 2 are quiet (without switching), and only the Victim is switched from 0V to VDD ( or from VDD to 0V), the average current when only the Victim is switched as shown in Fig. 3 , can be estimated by calculating the current moment for each resistive element in the Victim and applying that moment to the current estimation technique on a single interconnect.
Fig. 3 Scenario When Only the Victim is Switching
Step 2 After it is assumed that Victim and Aggressor 2 are quiet (without switching), and only the Aggressor 1 is switched from VDD to 0V(or from 0V to VDD), the average current when only the Aggressor 1 is switched as shown in Fig. 4 , can be estimated by calculating the current moment for each resistive element in the Victim and applying that moment to the current estimation technique on a single interconnect. Step 3 After it is assumed that Victim and Aggressor 1 are quiet (without switching), and only the Aggressor 2 is switched from VDD to 0V(or from 0V to VDD), the average current when only the Aggressor 2 is switched as shown in Fig. 5 , can be estimated by calculating the current moment for each resistive element in the Victim and applying that moment to the current estimation technique on a single interconnect. 
B. Average Current Estimation in Multiple Conductors
By applying the superposition principle, the total area of the current waveforms excited at a particular resistor A of the Victim when the Victim and two Aggressors are switched in opposite directions can be approximated by the algebraic sum of the areas of the current waveforms excited at resistor A by the voltage sources of the Victim, Aggressor 1, and Aggressor 2. Therefore, the equation for determining the worst-case average current when the Victim and two Aggressors are switched in opposite directions can be simply represented as shown below. For each case, the coupling capacitance was modeled as 2, 4, and 6 times the ground capacitance (ground capacitance is defined as the average of the total C values for the Victim and Aggressor 1 or the Victim and Aggressor 2). In addition, for each case, three different values were used for r T . More details on the environment of the experiment are given in Table I and  Table II. In order to verify the accuracy, each case has been experimented using the proposed technique. We have set HSPICE result as reference standard values and measured the error ratio. Fig. 7 has shown that the average relative error of the average currents for all resistive elements in all cases was found to be approximately 0.674%. This shows the very high degree of accuracy of the proposed technique throughout the entire class of interconnects. In this paper, we have proposed the technique for worst case average current estimation of multiple interconnects using a closed-form equation. The accuracy of the proposed technique has been validated in terms of a wide range of interconnect characteristics and a realistic interconnect geometry by experiments. The average relative error of the average currents for all resistive elements in all cases for a wide range of interconnect characteristics has been found to be approximately 0.674%. Also, the average relative error of the average current for all resistive elements in all cases for realistic interconnect geometry has been found to be approximately 0.076%. 
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